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Abstract—The stacks of III-V materials, grown on the Si 
substrate, that are considered for fabrication of highly scaled 
devices tend to develop structural defects, in particular 
Threading Dislocations (TDs), which affect device electrical 
properties. We demonstrate that the characteristics of TD sites 
can be analyzed by utilizing the Conductive Atomic Force 
Microscopy (CAFM) technique with nanoscale spatial resolution 
within a wide temperature range. In the studied InGaAs/Si 
stacks, electrical conductance through TD sites was found to be 
governed by the Poole-Frenkel emission, while off-TDs 
conductivity is dominated by the Thermionic Emission process. 
Index Terms—CAFM, semiconductor defects, threading 
dislocation, thermionic emission, poole frenkel emission. 
I. INTRODUCTION 
High mobility channel transistors for complex multi-device 
circuitries are considered to be fabricated using III-V materials 
locally grown over the Si substrate. Due to the lattice 
mismatch between these materials, the III-V films tend to 
form structural defects [1], in particular Threading 
Dislocations (TDs), which may contribute to charge carriers 
transport thus degrading device performance [2], [3]. In 
particular, TDs enhance current conduction in forward and 
reverse biased diodes [4] and increase device-to-device 
variability due to the formation of multiple parallel paths with 
different conductivity (on- and off-TD sites) [5]. In HEMTs, 
TDs increase reverse gate leakage current and frequency 
related noise (affecting, for example, low-noise amplifiers [3]) 
and reduce drain saturation current, peak transconductance, 
off-state breakdown voltage and cutoff frequency [3]. In 
InGaAs nMOSFETs, TDs severely reduce carrier mobility [6], 
[7], affecting ION and VTH and limiting drive current. 
Therefore, monitoring the TDs’ contribution/effect to the 
charge transport through the III-V channels is critical for 
controlling/improving device characteristics [3], [7]. 
Electrical conduction through III-V films has been 
previously studied on fully processed devices by measuring I-
V characteristics [1], [8], [9]. However, these device level 
measurements register the overall current through the entire 
device area that may mask the current component associated 
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with TDs. Therefore, since TDs cross-section dimensions can 
be in the nanometer range, employing techniques with the 
nanoscale spatial resolution capability, such as the Conductive 
Atomic Force Microscopy (CAFM), is expected to provide 
TD-specific conductivity data. Indeed, the CAFM technique 
has been widely used for nanoscale electrical characterization 
of the defects in gate dielectrics, either grown or generated 
under the applied electrical stress and irradiation [10]–[17], as 
well as TDs in III-V based stacks. In the latter, the I-V 
measurements were performed on the TD sites attributed to 
the surface pits (as was observed in the CAFM topographical 
images). These sites exhibited lower turn-on voltages and 
higher leakage currents under the forward and reverse biases 
[4], [5], [18]–[20]. Higher forward currents through TDs was 
attributed to Poole-Frenkel (PF) conduction [19], [20] and 
described as caused by lowered barrier heights of the Schottky 
contacts between the tip and samples [5]. 
In the above studies, CAFM measurements were performed 
at ambient temperatures, and, in some instances, were 
combined with the device level I-V characteristics collected at 
different temperatures, which allowed attributing the reverse 
current to the PF emission [9], [21]. However, the device-level 
I-V data could not be linked exclusively to the TDs electrical 
properties because they were also affected by contributions 
from the electrically active non-TD device area. The present 
study extends the analysis by performing CAFM 
measurements of the localized (contact site specific) current-
voltage characteristics, on both on-TD and off-TD sites in the 
III-V/Si stack, at different temperatures. 
II. SAMPLE PREPARATION AND CHARACTERIZATION 
The CAFM measurements were performed with an Asylum 
MFP3D System, using ORCA module with a Polyheater 
sample stage. This configuration allows for conductivity 
measurements (from 100 pA to 10 μA) while keeping the tip 
grounded and in a temperature range up to 300 ºC. The sample 
investigated with CAFM consists of a Te:InGaAs 30 
nm/InGaAs 120 nm/InP 600 nm/GaAs 500 nm/Si stack. Fig. 1 
(a) shows a cross section TEM image of a studied stack. In 
Fig. 1 (a), structural defects (TDs) can be observed 
propagating from the interface with a Si substrate and may 
extend significantly through the III-V material thickness, in 
some instances reaching the film surface. 
To identify the TDs locations on the surface, topographical 
and current maps were measured simultaneously by scanning 
the CAFM tip on randomly selected surface areas of the stack. 
Fig. 1 shows (b) topographical and (c) current maps at 2 V, 
injection from the tip. Detected surface pits in Fig. 1 (b) 
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(attributed to TDs) match those of the high conduction sites in 
the current map. I-V curves on the targeted defect sites were 
then collected using ramped voltage measurements. The tip-
sample contact was characterized as being of the Schottky 
type [22], although currents under the reverse bias condition 
partially cover the rectifying features. 
Fig. 1. (a) TEM cross section image. (b) Topographical and (c) reverse current 
(measured at 2 V) CAFM images collected on 7.5 x 7.5 μm2 area. Two bright 
lines in the upper region of a current map (c) correspond to AFM artifacts.
To compare temperature dependencies of the conduction 
through on-TDs and off-TDs sites, CAFM I-V measurements 
were performed at several temperatures (313, 348, 398 and 
448 K) at both sites. It is important to note that the CAFM-
based I-V measurements at different temperatures are 
technically rather complex to execute. To change temperature, 
the tip must be withdrawn from the sample surface, and then it 
has to be repositioned on the same site, which is a challenging 
task in the case of the required highly scaled area range. On 
the other hand, the measurement itself could modify the TD 
electrical properties: changes in electrical conductivity, 
observed after the site was re-measured at different 
temperatures, might be dominated by structural changes 
(charge trapping) induced by previous measurements on this 
site [23]. To mitigate such uncertainty, a statistical analysis of 
the electrical conductivity data collected at each temperature 
on different TD sites was carried out (I-V curves were not 
measured repeatedly on the same site). This method was found 
to be more accurate than measuring a fixed TD site at different 
temperatures. In order to ensure the stability of tip properties 
during the experiments, the Pt bulk tips were used. 
III. RESULTS AND DISCUSSION 
Fig. 2 (a) shows examples of I-V curves measured over the 
TDs (on-TDs sites) at 4 different temperatures within the 313 
K-448 K range. Similar measurements have been performed 
over the regular (off-TDs) surface sites. Comparisons of the I-
V curves measured on-TDs (open symbols) and off-TDs (solid 
symbols) at 313 and 448K, Fig. 2(b), demonstrates that the on-
TD currents are higher than those of the off-TDs, consistent 
with the data in the images in Fig. 1. Moreover, currents 
through the sites and, subsequently, their conductivities, 
increase with temperature, more pronouncedly in the on-TD 
sites. Assuming that higher current values over the on-TD 
sites (compared to the off-TDs) are associated with their 
structural defects, the measured I-V dependencies were 
modeled using the Poole-Frenkel (PF) emission process [19]: 
	 ⁄ ⁄  (1)  
where J is the current density, E the electric field over the 
energy barrier at the tip-semiconductor interface, q is the 
electron charge, K is the Boltzmann constant, ε0 and εs are the 
vacuum and relative dielectric permittivity (at high frequency) 
of the semiconductor, respectively, T is the temperature, Φt is 
the barrier height for electron emission from the trapped state 
and C is a constant. The electric field dependency in the PF 
process can be linearized when plotting (1) as: 
/ √  (2)
⁄ ⁄  (3)
⁄ ln	  (4)
where R(T) and S(T) are the slope and y-intercept, 
respectively. 
Fig. 2. (a) A set of I-V curves measured on different TDs sites (same 
temperature color). (b) Example of I-V curves measured on-TDs (open 
symbols) and off-TDs (solid symbols) at 313K and 448K. 
The I-V curves in Fig. 2 (a) are re-plotted following the 
expressions of (2-4) (see Fig. 3 (a), a single I-V curve is 
shown for each temperature). At each temperature, the 
measured (re-plotted) I-V dependencies generally follow 
(although they fluctuate) a trend of (2) (shown by the linear 
lines in Fig. 3 (a) suggesting that the conduction through the 
TDs is consistent with the PF mechanism (1). 
Fig. 3. (a) Measured I-V curves in Fig. 2 (a) are plotted (one curve per each T) 
following the expressions (2-4).The linear lines represent the fittings using (2-
4). (b) R(T) (squares) and S(T) (triangles) mean values in the y-axis, which are 
the slope and the y-intercept values of the entire set of measured I-V curves 
respectively, as a function 1/T. Continuous lines show the linear dependency 
of R(T) and S(T) vs. 1/T in (3 and 4). 
The average values of S(T), the y-intercept values of the fit 
(solid) lines in Fig. 3 (a), are plotted as a function of 1/T 
(triangles) in Fig. 3 (b). The S(T) linear dependency on 1/T is 
reflected by a solid line. The S(T) slope is proportional to the 
emission barrier height Φt (4), which calculated value of 0.51 
eV is compatible to the reported ones [24]. Similarly, the 
slopes of the fit lines in Fig. 3 (a), R(T), also show a linear 
dependency on 1/T (squares) in Fig. 3 (b). Using (3), εs is 
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estimated to be about 4.52. It must be noted that the calculated 
values of Φt and εs have been obtained from a linear fitting of 
the S(T) and R(T) average values at different temperatures. 
The S(T) and R(T) average values (at a given T) used in the 
linear fitting correspond to the average values of S and R 
obtained from the data collected on different TDs sites. 
Therefore, the calculated values of Φt and εs correspond to an 
average value of the analyzed sites. 
To verify the validity of the PF-based mechanism in TDs, 
the current in (1) was calculated using the average value of the 
physical parameters in (3 and 4). Fig. 4 (a) shows the 
experimental I-V curves measured at different temperatures 
(symbols) and I-V dependencies calculated using the PF 
equation (solid lines) with the experimentally determined 
parameters, which includes only one I-V curve for each T of 
Fig. 2. The data at low biases (noise level of the setup) and 
very high biases (possible parasitic), is not shown. I-V trends 
based on the PF emission mechanism fit well the measured 
ones. 
Fig. 4. I-V curves (symbols) measured on-TD (a) and off-TD (b) sites at 
different temperatures. Solid lines correspond to the calculated PF current 
using the parameters obtained by the fitting of S(T) and R(T). 
Although the on-TDs conduction is generally higher than 
that of the background areas, the off-TD conductivity is not 
negligible (see Fig. 2 (b)) and, therefore, needs to be 
evaluated. The above presented procedure was applied to the 
data in Fig. 2 (b), yielding Φt = 0.53 eV and εs = 2.56 values. 
However, the I-V curves calculated by using these parameters 
do not match the experimental data (see Fig. 4 (b)). Hence, the 
above analysis demonstrates that the PF emission is dominant 
process exclusively in the TD sites. 
I-V curves measured under the reverse-bias on the off-TD 
sites were fitted by the Thermionic / Schottky Emission (TE) 
mechanism: 
∗ 	 ⁄ 4⁄  (5)
Here A* is the effective Richardson constant, Φb is the 
Schottky barrier height and E the electric field over the energy 
barrier at the tip-semiconductor interface (related to the bias 
applied to the structure); remaining parameters are defined 
previously. Thus, using a procedure similar to that used in the 
on-TDs case can be followed to estimate Φb in S’(T). Since 
TE process is effective predominantly at high temperatures, 
only the data measured at 348, 398 and 448 K were 
considered. The barrier height and permitivity for the off-TD 
sites were found to be Φb= 0.61 eV and εs =3.9, respectively. 
Fig. 5 (b) shows experimental off-TD I-V curves (symbols) 
and calculated TE current for each temperature (solid lines) 
using (5) and the values obtained from the experimental data 
(Φb = 0.61 eV and εs = 3.9). Note that the experimental data 
matches very well to the TE-based calculations (especially at a 
higher temperature, when the TE process dominates). 
Therefore, off-TD current could be described by considering 
electrons tunneling over the barrier when the process of the 
defects assisted electron transport can be negligible. The 
observation of high off-TDs currents under the reverse bias 
conditions could be understood by considering a low barrier 
height for the electrons injected from the metal (Φb = 0.61 
eV), which depends, in our case, on the materials in a CAFM 
tip and top layer of the analyzed sample. 
Fig. 5. I-V curves (symbols) measured on the on-TDs (a) and off-TD (b) sites 
at different temperatures. Solid lines correspond to the calculated TE current 
using the parameters obtained by the fittings of S’(T) and R’(T). 
Following the procedure employed above in the case of the 
on-TDs I-V curves for the TE emission, Φb = 0.37 eV and εs = 
11.7 were obtained, respectively. However, the I-V curves 
calculated by using these parameters in (5) do not match the 
experimental data (Fig. 5 (a)). This result further supports the 
conclusion that the conduction through the on-TD sites can be 
described by considering the PF emission, but not the TE 
process, pointing-out that TDs are a major component of 
enhanced reverse-leakage current through III-V materials.  
Presented data demonstrate that, thanks to the nanoscale 
resolution, the employed methodology provides a valuable 
insight to the TDs conduction properties, critical for 
optimizing multi-level structures of scaled devices. 
IV. CONCLUSION 
Conduction through TDs sites in the III-V materials have 
been investigated using CAFM-based measurements at 
different temperatures. The conductivity of TDs, observed as 
the surface pits in topographical maps, is found to be higher 
than that of the off-TD sites. In both on- and off-TD sites, the 
currents were observed to increase with temperature. The on-
TD electrical conduction can be described by accounting for 
the Poole-Frenkel (PF) emission process suggesting that it can 
be the dominant conduction mechanism at these sites. 
Conductivity of the off-TD sites, in particular, at higher 
temperatures, seems to be controlled by the thermionic 
emission mechanism. In summary, the results demonstrate that 
the CAFM technique is well-suited for evaluating the TDs 
electrical properties with the nanoscale resolution, required to 
identify material structural features affecting device 
performance.  
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